Clik here to view.
It’s the Digital Era; Why Not Showcase Your Brand Through a Digital Badge!
In this fast-changing world, every minute, you grab the opportunity to enhance your skills and learning growth. But what’s next?When you gain proficiency and credit for your skills, don’t you want to...
View ArticleClik here to view.
Training Insights – Dive into ATPG Flow with Cadence Modus DFT Software Solution
The prominent components of the EDA flow, like synthesis, place and route, and signoff, sometimes receive more attention than ATPG (Automatic Test Pattern Generation) and testing, which are the...
View ArticleClik here to view.
Revolutionizing Circuit Design with Quantus DSPF Interactive Output
In the field of electronics design, validating circuit designs has always been a challenge. The DSPF file format, traditionally used for this purpose, is often limiting in terms of interactivity and...
View ArticleClik here to view.
Unveiling the Blueprint for Next-Gen SoC with Cadence Tools
Insights From a Conversation With Matti Käyrä of SoC Hub, Finland The relentless pursuit of innovation in the intersection of technology domains such as AI, imaging, and security has become the...
View ArticleClik here to view.
Learn Fast and Make Things
“Move fast and break things,” a motto coined by Mark Zuckerberg, captures the ethos of Silicon Valley where creative disruption remakes the world through the invention of new technologies. From social...
View ArticleClik here to view.
Cadence Learning and Support: New Courses Section in Content Notification Email
As you may already know, you can get notified via Cadence Learning and Support website of recently published content and new or updated releases of Cadence Software. Go to My Support > My Account...
View ArticleClik here to view.
Cadence Learning and Support: Installation and Licensing Help via Chatbot
In recent years, the requirements and performance goals for designers have become more complex and even more demanding. Therefore, the time spent searching for a solution should be minimized as much as...
View ArticleClik here to view.
Voltus Voice: Breaking Ground with Voltus InsightAI—AI’s Debut in EM-IR Analysis
This blog introduces Voltus InsightAI, an AI-driven in-design solution for early prediction of IR problems and automated IR drop closure.(read more)
View ArticleClik here to view.
Binge on Chip Design Concepts this Weekend!
In today's semiconductor era, every minute, you always look for the opportunity to enhance your skills and learning growth and want to keep up to date with the technology. This could mean you would...
View ArticleClik here to view.
Let's Replay the Process of Power Estimation with the Power of 'x'!
Power analysis is one of the important aspects of the IC design flow. In today's era, optimizing power can be a very convoluted and crucial process due to the complex nature of the chip. The designers...
View ArticleClik here to view.
New to Equivalence Checking? Restart from the Basic Concepts
New Training Bytes Available: "What Is Mapping?" and “What Is Comparison?”Equivalence checking is a formal verification technique used to prove that two designs behave identically. It's particularly...
View ArticleClik here to view.
Training Insight – Make Your Design Testable with Cadence Test Solution
Testing digital IC designs is crucial for several reasons, including cost savings, time efficiency, and the removal of inefficiencies. Testing is an essential step to ensure the accuracy and robustness...
View ArticleClik here to view.
New Hires in Need of Fast Ramp-Up? We Have Ideas
Picture this: Your new hire has completed their mandatory HR training and now needs to ramp up quickly in the tools and technologies that will make them productive. What online courses do you suggest...
View ArticleClik here to view.
The Cloud Advantage: Optimizing PPA and Delivery with Cadence Cerebrus
Graphics processing units (GPUs) have significantly transcended their original purpose, now at the heart of myriad high-performance computing applications. GPUs accelerate processes in fields ranging...
View ArticleClik here to view.
Forget the Wireloads! Gear Up for Physical Synthesis to Tackle PPA Results!
The traditional synthesis process relies on the Wireload models to estimate the delays. This often leads to difficulty in closing timing in the backend, leading to multiple iterations and turnaround...
View ArticleClik here to view.
Voltus Voice: Breaking Ground with Voltus-InsightAI—A Detailed Exploration
In the 2nd blog on Voltus InsightAI, we examine the intricate technologies that make AI-driven EM-IR analysis and closure possible.(read more)
View ArticleClik here to view.
Training Insights – Why Is RTL Translated into Gate-Level Netlist?
Have you ever wondered how those tiny chips in your phone or computer actually work? It all starts with a conversation, but not in the way you might think. Here, the conversation isn't between humans...
View ArticleClik here to view.
Socionext Accelerates SoC Design Breakthroughs with Cadence Signoff Tools
Socionext, a leader in SoC design, recently made significant strides in enhancing its design efficiency for a complex billion-gate project. Faced with the initial challenges of lengthy eight-day...
View ArticleClik here to view.
Voltus Voice: Breaking Ground with Voltus-InsightAI—Swift Implementation via RAK
The blog discusses Voltus InsightAI RAK that is designed to give you an accelerated start on the execution of Voltus InsightAI flow.(read more)
View ArticleClik here to view.
Training Insights – Dive into ATPG Flow with Cadence Modus DFT Software Solution
The prominent components of the EDA flow, like synthesis, place and route, and signoff, sometimes receive more attention than ATPG (Automatic Test Pattern Generation) and testing, which are the...
View Article