Clik here to view.
Planning a Long Drive this Summer? A Look Behind the Safety of Your Car’s...
We know you are particular about your road safety while driving your automobile. And, of course, you should be!But for the car makers and us, the functional safety of the chips in your automobile is a...
View ArticleClik here to view.
Voltus Voice: Voltus-Celsius Integration for System Analysis —The Super...
Learn how the Voltus-Celsius integrated solution can help you achieve faster system-level thermal and power integrity analysis and closure.(read more)
View ArticleClik here to view.
How Do You Solve a Problem Like Clock Tree Synthesis?
The Clock Concurrent Optimization (CCOpt) technology in Innovus merges timing optimization with clock tree synthesis, thus converging your PPA requirements faster. The CCOpt tool also leverages useful...
View ArticleClik here to view.
Voltus Voice: 3 Commands You Should Know to Debug Power Using Voltus
Accuracy of power calculated by the design tool is controlled by the correctness and completeness of the specified inputs. This blog covers three most important power debug commands used in Voltus to...
View ArticleClik here to view.
Training Insights - RTL-to-GDSII: Creativity Meets Engineering in Chip Design
In this blog post, we will explore how the RTL-to-GDSII flow brings together the realms of creativity and engineering.(read more)
View ArticleClik here to view.
Voltus Voice: Multi-Chiplet Marvels - Harnessing Power by Early Analysis of...
Read this blog to get a chip-centric perspective on how to perform power integrity analysis in 3D-ICs at the early planning stage.(read more)
View ArticleClik here to view.
Recording Now Available: Intro to Genus iSpatial Synthesis Flow Webinar
With advanced-process nodes, a standard cell's physical delay, net delay, and congestion lead to a higher netlist requirement.Do you want to tackle congestion and achieve a better PPA for your...
View ArticleClik here to view.
Joules RTL Design Studio: Accelerating Fully Optimized RTL
Cadence announced Joules RTL Design Studio today at CadenceLIVE Japan 2023, a new product that expands upon Cadence’s existing Joules RTL Power Solution. The solution will address all aspects of...
View ArticleClik here to view.
3D-IC: The Future of Integrated Electronics Is the Future of Electronics Itself
According to Gordon E. Moore, “The future of integrated electronics is the future of electronics itself.” This means that the advantages of integration will bring rapid change...
View ArticleClik here to view.
Keep Up with the Revolution—Cadence Cerebrus Training
Can you imagine specifying your design goals and having a tool intelligently optimize the design completely automated? Sounds like a vision? It’s not.Cadence Cerebrus is a revolutionary chip...
View ArticleClik here to view.
Training Webinar: IR-Aware ECO Optimization Using Voltus and Tempus Solutions
This blog post draws your attention towards an upcoming training webinar "IR-Aware ECO Optimization using Voltus and Tempus Solutions." (read more)
View ArticleClik here to view.
Learn How Cadence and Arm Are Building the Future of Infrastructure
With over 30 years of experience in the semiconductor industry, Cadence and Arm Are Building the Future of Infrastructure. Take a look at our recent Designed with Cadence post to learn how Arm and...
View ArticleClik here to view.
Training Insights - Want to Implement Functional Safety to Make the Design...
Reliable semiconductors will be crucial to the success of future safety systems. Although design environments and verification have advanced at all stages of IC development, safety must be considered...
View ArticleClik here to view.
Voltus Voice: Multi-Chiplet Marvels - Stepping into the 3D-IC Signoff Realm
Read this blog to understand how the Voltus 3D-IC power and IR signoff flow helps to verify the overall power grid logical connectivity and IR/EM performance of the complete system.(read more)
View ArticleClik here to view.
CadenceTECHTALK: Solution for 3D-IC Interposer Signal Integrity
3D-IC design requires early analysis of thermal properties, power delivery, and signal integrity. This CadenceTECHTALK goes through the process of simulating heterogeneously integrated chiplets. You’ll...
View ArticleClik here to view.
Training Webinar: A Revolutionary Approach to Optimizing Chip Design
Please join me, Cadence Training and Application Engineer Krishna Atreya, for this free technical Training Webinar.What Is the Webinar About?The Cadence Cerebrus Intelligent Chip Explorer is a...
View ArticleClik here to view.
Training Insights — 3D-IC: What Is Silicon Interposer?
Moore’s Law is slowing down due to rising complexity with advanced nodes (such as below 2nm or 1nm). In addition, manufacturing costs are increasing, and the pace of growth is saturated. Fortunately,...
View ArticleClik here to view.
Accelerating Advanced-Node Technologies with the Tempus DRA Suite
In today's technology-driven world, there is an increasing need for semiconductor designs that are faster, more power-efficient, and highly robust. To meet this demand, semiconductor manufacturing...
View ArticleClik here to view.
Leveraging the Power of Cadence Cerebrus Apps to Improve PPA and Productivity
The world of semiconductors is experiencing a golden era of innovation and technological advancements. From autonomous vehicles to 5G, IoT, and AI/ML, the generational drivers are fueling this...
View ArticleClik here to view.
Training Insights - Unveil the Track to Become an Expert in Synthesis
Are you wondering what is the next step to becoming an expert in the synthesis using the Genus Synthesis Solution? We are sure you must have already completed the training Genus Synthesis Solution with...
View Article