Clik here to view.
Voltus Voice: Unleashing the Power of Intelligent System Design Strategy - A...
In this blog, Rajat Chaudhry (Product Management Director of Voltus) tells us how Voltus has introduced several innovative technologies to address power signoff challenges, while integrating seamlessly...
View ArticleClik here to view.
Three Quick Ways to Get Up to Speed with Innovus 21.1 with Stylus Common UI
Hello Digital Designers,Innovus 21.1 released a few weeks ago and you might be curious about what’s new and improved in the tool.Here are three quick ways to get up to speed:Watch the short demo of the...
View ArticleClik here to view.
Voltus Voice: Full-Chip Resistance Analysis – The Holy Grail of Power Grid...
Do you want to determine the weak spots in your power grid network at the start of physical design? Then go ahead and read this blog to learn more about the different resistance analysis techniques to...
View ArticleClik here to view.
Conformal Low Power Verification
Learn to verify low-power designs using Conformal® Low-Power Verification. We've added a few super short videos in this channel to help you get going:Conformal Verify CPF Flow Graphical Interface...
View ArticleClik here to view.
Glitch?? Do Not Let It Impact Your Design Power!!
A glitch, although, is an unnecessary signal transition in your design. But its impact can be tremendous. And yes, glitch contributes to glitch power as well. It can affect the power dissipation by...
View ArticleClik here to view.
Voltus Voice: Hierarchical Power Integrity Analysis—The Quest for...
To help you tackle contemporary challenges related to extremely large design power signoff, the Voltus XM technology provides fast, accurate, and memory efficient analysis. Click here to know...
View ArticleClik here to view.
Do you want to Flaunt your Expertise? Grab the Digital Badge Today!
When you achieve the credit for proficiency, do you want to show it to the world?We know it isn’t easy to carry the actual physical badge (certificate) everywhere today. Why? Expenses, pandemic, making...
View ArticleClik here to view.
Voltus Voice: 6 Tips to Jump-start Your Voltus Stylus Migration Journey
Cadence Stylus UI streamlines the RTL-to-Signoff design flow, bringing all the Cadence digital synthesis and implementation tools together with ease. This blog shares tips to seamlessly migrate your...
View ArticleClik here to view.
Voltus Voice: Hierarchical Power Integrity Analysis—Everything You Need to...
In part 2 of our "Hierarchical Power Integrity Analysis" blog series, we discuss how to implement the hierarchical power integrity solution to create xPGV models of the IP blocks.(read more)
View ArticleClik here to view.
Voltus Voice: ESD Analysis Task Assistant: Your Key to 'Getting Started'
This blog discusses the implementation of task assistant for the Voltus ESD analysis flow. ESD task assistant is an in-tool help access medium that facilitates the quick resolution of your ESD...
View ArticleClik here to view.
Voltus Voice: Playback 2021 - Power Integrity Blogs At a Glance
A recap of the power integrity posts in the Voltus Voice blog series through 2021. (read more)
View ArticleClik here to view.
Is your Compression Technique Unified? Wanna Explore?
Scan compression is critical for addressing the rapid rise of test costs without sacrificing coverage requirements. Although it has been widely adopted, it has its limitations. In today's era demand is...
View ArticleClik here to view.
Adopting a Faster, More Efficient Path to Multi-Chiplet Design
Gone are the days when process shrinking was considered as the primary driver of product innovation and improved system performance. The path most are taking leads to the world of “More than Moore.”...
View ArticleClik here to view.
Voltus Voice: Hierarchical Power Integrity Analysis—Why xPGV Modeling Is the...
In the final part of our "Hierarchical Power Integrity Analysis" blog series, we explore how to use the reduced xPGV models at the top level to improve chip design productivity.(read more)
View ArticleClik here to view.
Voltus Voice: Early Power and Thermal Integrity Analysis in 3D-ICs - Why it...
Learn how to navigate through the challenges of power and thermal integrity analysis in 3D-ICs with the CadenceTECHTALK webinar on 23rd March, 2022.(read more)
View ArticleClik here to view.
Mitigating Congestion, CTS, OCV and Other Challenges using Cadence Tools and...
With the shrinking gemoetries and data-intensive endeavours of the upcoming industries like IoT, Robotics, Self-Driving Cars, 5G and 6G phones, designs are getting more complex. There are many...
View ArticleClik here to view.
Floorplanning Frustrations Got You Down? Help Is on the Way!
This post describes a channel of videos created to show how to floorplan a design using Innovus Implementation System software.(read more)
View ArticleClik here to view.
Voltus Voice: Simplifying Power Signoff for HPC Systems: Super-Charge your...
In the first post of our " Simplifying Power Signoff for HPC Systems" blog series, we discuss how the Voltus event-based power analysis flow helps in making accurate power estimation for large scale...
View ArticleClik here to view.
Voltus Voice: Full-Chip Resistance Analysis – The Holy Grail of Power Grid...
Do you want to determine the weak spots in your power grid network at the start of physical design? Then go ahead and read this blog to learn more about the different resistance analysis techniques to...
View ArticleClik here to view.
Voltus Voice: Simplifying Power Signoff for HPC Systems: Super-Charge your...
In the first post of our " Simplifying Power Signoff for HPC Systems" blog series, we discuss how the Voltus event-based power analysis flow helps in making accurate power estimation for large scale...
View Article