Quantcast
Channel: Cadence Digital Implementation Blogs
Viewing all 347 articles
Browse latest View live

Genus Synthesis Solution – Introduction to Stylus Common UI

$
0
0

The Cadence® Genus  Synthesis Solution, Innovus  Implementation System, and Tempus  Timing Signoff Solution have a lot of shared functionality, but in the past, the separate legacy user interfaces (UIs) created a lot of differences.

A new common user interface that the Genus solution shares with the Innovus and Tempus solutions streamlines flow development and simplifies usability across the complete Cadence digital flow. The Stylus Common UI provides a next-generation synthesis-to-signoff flow with unified database access, MMMC timing configuration and reporting, and low-power design initialization.

This webinar answers the following questions:

  • What is the Stylus Common UI and why did Cadence develop it?
  • How does someone invoke and use the Stylus Common UI?
  • What are some of the important and useful features of the Stylus Common UI?
  • What are key ways the Stylus Common UI is different from the Legacy UI?

If you want to learn more about Stylus UI in the context of Genus Synthesis Solution, refer to 45-minute recorded webinar on https://support.cadence.com (Cadence login required).

Video Title: Webinar: Genus Synthesis Solution—Introduction to the Stylus Common UI (Video)

Direct Link: https://support.cadence.com/apex/ArticleAttachmentPortal?id=a1O0V000009MoGIUA0&pageName=ArticleContent

Related Resources

If interested in the full course, including lab content, please contact your Cadence representative or email a request to training_enroll@cadence.com. You can also enroll in the course on http://learning.cadence.com.​

Enhance the Genus Synthesis experience with videos: Genus Synthesis Solution: Video Library

For any questions, general feedback, or future blog topic suggestions, please leave a comment. 


Exploring Genus-Joules Integration is just a click away!!

$
0
0

Joules RTL Power Solution provides a cockpit for RTL designers to explore and optimize the power efficiency of their designs. But this capability is now not just limited to RTL designers!! Yes, you as a synthesis designer too can use the power analysis capabilities of Joules from within Genus Synthesis Solution!!

But:

  • How to do it?
  • Is there any specific switch required?
  • What is the flow/script when Joules is used from within Genus?
  • Are all the Joules commands supported?

To answer to all these questions is just a click away in the form of video on “Genus-Joules Integration”; refer it on https://support.cadence.com (Cadence login required).

Video Title: Genus-JoulesIntegration (Video)

Direct Link: https://support.cadence.com/apex/ArticleAttachmentPortal?id=a1O0V0000091CnXUAU&pageName=ArticleContent

 

Related Resources

Enhance the Genus Synthesis experience with videos: Genus Synthesis Solution: Video Library

Enhance the Joules experience with videos: Joules RTL Power Solution: Video Library

For any questions, general feedback, or future blog topic suggestions, please leave a comment. 

Joules – Power Exploration Capabilities

$
0
0

Several tools can generate power reports based on libraries & stimulus. The issue is what's NEXT?

  • Is there any scope to improve power consumption of my design?
  • What is the best-case power?
  • Pin-point hot spots in my design?
  • How to recover wasted power?

And here is the solution in form of Joules RTL Power Exploration. Joules’ framework for power exploration and power implementation/recovery is stimulus based, where analysis is done by Joules and is explored/implemented by user.

Power Exploration capabilities include:

  • Efficiency metrics
  • Pin point RTL location
  • Cross probe to stim
  • Centralize all power data

 Do you want to explore more? What is the flow? What commands can be used?

There is a ONE-STOP solution to all these queries in the form of videos on Joules Power Exploration features on https://support.cadence.com (Cadence login required).

Video Links:

How to Analyze Ideal Power Using Joules RTL Power Solution GUI? (Video)

What is Ideal Power Analysis Flow in Joules RTL Power Solution? (Video)

How to Apply Observability Don’t Care (ODC) Technique in Joules? (Video)

How to Debug Wasted Power Using Ideal Power Analyzer Window in Joules GUI? (Video)

Related Resources

Enhance the Joules experience with videos: Joules RTL Power Solution: Video Library

For any questions, general feedback, or future blog topic suggestions, please leave a comment. 

 

 

Library Characterization Tidbits: Rewind and Replay

$
0
0
A recap of the blogs published in the Library Characterization Tidbits blog series.(read more)

Voltus Voice: Power Signoff Ramp-Up RAKs – Hello Electrical, Meet Thermal!

$
0
0
This blog introduces the Voltus-Celsius Electro-Thermal Analysis RAK that will give you an accelerated start to achieve accurate co-analysis of a power-grid network on a chip-package-PCB system.(read more)

Liberate Characterization Tidbits: Deconstructing the Mechanics of Liberate MX Constraint Probing

$
0
0
Thinking about how Liberate MX characterizes the constraint arcs, how the probe locations are picked up by the tool, what are the various controls associated with probing? Read the blog to find the answers.(read more)

It May Sound Unbelievable, But Do You Know You Can Relax While Analyzing Timing Results in Genus? Want to Check?

$
0
0

Gone are the days when analyzing timing reports of the design used to take hours! We understand, your designs are complex and so is timing analysis. We cannot change the design, but we have made the timing analysis process easier for you during the synthesis stage.

Are you ready to relax? Stop at channel-based Training Bytes on “Useful scripts for Timing Report Analysis” at https://support.cadence.com (Cadence login required).

This channel contains a series of videos that will walk you through various example scripts that can be used for timing report analysis. The examples show various options and combinations of reporting timing in the form of script or procedure to analyze slack, fan in, fanout, paths, pins, etc..

Video Link: Usefulscripts for TimingReportAnalysis (Channel Video)

Related Resources:

Enhance the Genus Synthesis Solution experience with videos: Genus Synthesis Solution: Video Library

For any questions, general feedback, or future blog topic suggestions, please leave a comment.

Voltus Voice: Demystifying ESD – Touch Ground with a Designer-Centric Protection Scheme

$
0
0
This blog highlights the key capabilities and benefits of the Voltus ESD analysis flow.(read more)

Library Characterization Tidbits: Accelerating Signoff with Liberate - Installation and Licensing - Part 1

$
0
0
With this blog starts a mini-series in Library Characterization Tidbits to share insights into the questions that our customers frequently ask. In this first edition, read about questions related to installation, configuration, and licensing of the Cadence Liberate Characterization solution. (read more)

Use the Industry’s Leading Digital Implementation Flow from inside Virtuoso with a Package Sized and Priced Perfect for Your Next Mixed Signal Project!

$
0
0
Hi Everyone, Does the idea of using the best digital implementation tools on the market for your block sound interesting to you, but the full capacity is overkill, setup too daunting, or costs too high? If the answer is yes, do not worry; Cadence has...(read more)

Voltus Voice: Tempus Power Integrity Solution - Find Those Needles in the Haystack Quickly!

$
0
0
This blog introduces the Tempus Power Integrity Solution that integrates the Tempus Timing Signoff Solution and Voltus IC Power Integrity Solution signoff engines to find silicon performance failures missed with traditional IR analysis.(read more)

Library Characterization Tidbits: The Perfect Solution for Validating Libraries

$
0
0
A library view contains electrical information that is used throughout design implementation starting from logic synthesis through design optimization to the final signoff verification. (read more)

Join Us for a Deep-Dive into Block Implementation with Innovus Using the Stylus Common User Interface

$
0
0

If you are looking for a comprehensive training on block implementation with Innovus using the Stylus Common User Interface, look no further. This 3-day training, suitable for both beginner- and advanced designers, will take you through the complete digital block implementation flow, offering a detailed break-down of all implementation steps, while making you familiar with the graphical user interface, commands and attributes of the Innovus Implementation System. With the interleaved hands-on sessions, we give you the opportunity to experience Innovus first-handed and use your newly gathered knowledge to drive the execution of the flow. We like it interactive, so we reserve enough time to answer your questions.

During the 1st day you will be given an in-depth overview of the Stylus Common User interface, as well as the Graphical User Interface of Innovus. You will learn how to import a design, create your floorplan, generate the power routing, run rail analysis and run placement. Before closing the day, you will learn to assess the placement results, debug eventual problems and analyze routing feasibility.

The second day starts with a deep-dive into configuring the Multi-Mode Multi-Corner environment and continues with extraction-, timing analysis- and timing debug methodologies. PPA (Power, Performance and Area) optimization techniques and approaches, clock tree implementation as well as routing is discussed in-depth.

During the 3rd day you will learn how to evaluate routing problems, how to prevent and fix signal integrity issues, how to generate metal fill, how to run DRC and LVS verification and how to generate Stylus flow templates. Continuing, the ECO (Engineering Change Order) implementation flow and common challenges in advanced node implementation are being discussed, before closing the training by drawing the final conclusions.

If that is something interest to you, we would like to invite you to join our newly designed Blended Training Format classes, October 19-22, 2020.

Innovus Block Implementation with Stylus Common UI 19-21 October 2020

Innovus Implementation System (Hierarchical) - 22 October 2020

Would like to have a preview on our Innovus trainings?

For more details on the Cadence Blended Training Solution, see the product page. Note that currently this blended training, mixing live webcasts with offline work, is currently only available in the Europe, Middle East, and Africa region.

If you would like to register for trainings and/or if you have questions about courses, schedules, online, or public or live onsite training? Then reach out to us at Cadence Training.

Become Cadence Certified

Cadence Training Services now offers digital badges for this training course. These badges indicate proficiency in a certain technology or skill and give you a way to validate your expertise to managers and potential employers. You can highlight your expertise by adding these digital badges to your email signature or any social media platform, such as Facebook or LinkedIn. Get Cadence Certified.

To stay up to date with the latest news and information about Cadence training and webinars, subscribe to Cadence Training emails.

Related topics

Curious About the Newly Released Innovus Implementation System v20.1?

Use the Industry’s Leading Digital Implementation Flow from inside Virtuoso with a Package Sized and Priced Perfect for Your Next Mixed Signal Project!

Take a Cadence Masterclass and Get a Badge


Voltus Voice: Accelerate Power Signoff and Design Closure with this IR Aware Placement Technology

$
0
0
This blog introduces the Innovus Power Integrity Solution that integrates the Innovus Implementation System and Voltus IC Power Integrity Solution to alleviate signoff bottlenecks and provide faster convergence at the end of the flow.(read more)

A Refresher on the Basics of Timing Analysis and Signoff

$
0
0
Technology is changing the strategies we use to do things - oh so fast that 2010 seems like a distant past- within many spaces -- including the way we do our current topic of interest - Timing Signoff in Digital Implementation. The smaller nodes - le...(read more)

What’s inside Joules Graphical User Interface!!

$
0
0

Power is HOT and it touches everything and everybody! But we can help with power analysis for your chip!!

Do you want to:

  • Sneak peek inside the schematic?
  • Analyze power for various blocks?
  • Identify the relation of hot cells with RTL?
  • Explore annotation settings?

Joules RTL Power Solution GUI (Graphical User Interface) helps you to analyze/debug the power estimation/results using several GUI capabilities. 

Are you ready to tour the GUI world? Stop at channel-based Training Bytes on “Exploring Features of Joules RTL Power Solution GUI” at https://support.cadence.com (Cadence login required).

This channel contains videos that explore features of Joules RTL Power Solution GUI. Videos show in-depth analysis of schematic, cone, and module views. It also shows RTL cross probing through schematic and ideal power analyzer views as well as how you can do annotation property settings in the schematic in Joules GUI.

Video Link:Exploring Features of Joules RTL Power Solution GUI (Channel Video)

Related Resources:

Enhance the Joules experience with videos: Joules RTL Power Solution: Video Library

For any questions, general feedback, or future blog topic suggestions, please leave a comment. 

Library Characterization Tidbits: Characterize Minimum Period for Memory Instance Using Liberate MX

$
0
0
In this blog, I will talk about the minimum period arc, which is a critical arc associated with the clock of a memory instance.(read more)

Voltus Voice: Accelerate Power Signoff and Design Closure with Targeted Local PG Addition

$
0
0
This blog is in continuation with the post on the IR-Aware placement technology that is used at the early design stage to mitigate IR drop hotspots and ease final signoff. The second part of this blog discusses targeted PG stripes addition, another IR drop-centric technology to localize and remove the remaining hotspots.(read more)

Library Characterization Tidbits: Deconstructing the Mechanics of Liberate MX Constraint Probing

$
0
0
Thinking about how Liberate MX characterizes the constraint arcs, how the probe locations are picked up by the tool, what are the various controls associated with probing? Read the blog to find the answers.(read more)

It May Sound Unbelievable, But Do You Know You Can Relax While Analyzing Timing Results in Genus? Want to Check?

$
0
0

Gone are the days when analyzing timing reports of the design used to take hours! We understand, your designs are complex and so is timing analysis. We cannot change the design, but we have made the timing analysis process easier for you during the synthesis stage.

Are you ready to relax? Stop at channel-based Training Bytes on “Useful scripts for Timing Report Analysis” at https://support.cadence.com (Cadence login required).

This channel contains a series of videos that will walk you through various example scripts that can be used for timing report analysis. The examples show various options and combinations of reporting timing in the form of script or procedure to analyze slack, fan in, fanout, paths, pins, etc..

Video Link: Usefulscripts for TimingReportAnalysis (Channel Video)

Related Resources:

Enhance the Genus Synthesis Solution experience with videos: Genus Synthesis Solution: Video Library

For any questions, general feedback, or future blog topic suggestions, please leave a comment.

Viewing all 347 articles
Browse latest View live