Training Bytes are not just short technical videos; they are particularly designed to provide comprehensive support in understanding and learning various concepts and methodologies.
These comprehensive yet small Training Bytes can be created to show various concepts and processes in a shorter pane of five to ten minutes, for example, running DFT synthesis, scanning insertion, inserting advanced testability features, test point insertion, debugging DFT violations, etc.
In this blog, we will show you the DFT Synthesis Flow with Cadence's Genus Synthesis Solution using small Training Bytes available on the Cadence Learning and Support Portal. To explore these training bytes more, log on to support.cadence.com and select the learning section to choose the training videos, as shown below.
DFT Synthesis Flow with Genus Synthesis Solution
First, we will understand the Synthesis Flow with DFT in the Genus Synthesis Solution:
Understanding a Script File that Used to Run the Synthesis Flow With DFT
Here, we will show you "How to run the Test Synthesis Flow to Insert Scan Chains and Improve the Testability of a Design" in the Genus Synthesis Solution:
Let's check the flops marked with the dft_mapped attribute for scan mapping in Genus Synthesis Solution:
How to Check Flops Marked With dft_mapped Attribute For Scan Mapping in Genus Synthesis Solution?
How to Find Non-Scan Flops of a Design in Genus? (Video)
Once the flops are mapped to scan flip flops and the scan chain inserted, we will see how to handle the flops marked with the dft_dont_scan attribute for scan mapping in Genus Synthesis Solution.
Here, we will see how to fix DFT Violations using the command fix_dft_violations:
Once the design has been synthesized, let's explore the DFT design hierarchy in Genus Stylus CUI:
Exploring DFT Design Hierarchy in Genus Stylus CUI (Video)
Understand why sequential elements are not mapped to a scan flop:
Why Are Sequential Elements Not Mapped to a Scan Flop?
Explore hierarchical scan synthesis in Genus Stylus Common UI:
Understanding Hierarchical Scan Synthesis in Genus Stylus Common UI. (Video)
To understand how to resolve different warnings and errors (for example, DFT-415, DFT-512, DFT-304, etc.) in Genus Synthesis Solution, here are some videos you can refer to:
How to Resolve Warning: DFT-415 (Video)
How to Resolve Error: DFT-407 (Video)
How to Resolve Error: DFT-404 (Video)
DFT-510 Warning During Mapping (Video)
How to Resolve Warning: DFT-512 (Video)
How to Resolve Warning: DFT-511 (Video)
How to Resolve Warning: DFT-304 (Video)
How to Resolve Warning: DFT-302 (Video)
How to Resolve Error: DFT-515 (Video)
How to Resolve Error: DFT-500 (Video)
Here, we will see how we can generate SDC constraints for DFT constructs for many scan insertion techniques, such as FULLSCAN, OPCG, Boundary Scan, PMBIST, XOR Compression, SmartScan Compression, LBIST, and IEEE 1500:
How to Generate SDC Constraints for DFT Constructs in Genus Synthesis Solution? (Video)
Explore advanced testability features that can be inserted in Genus Synthesis Solution, such as Boundary Scan, Programmable Memory built-in Self-Test Logic (PMBIST), Compression Logic, Masking, and On-Product Clock Generation Logic (OPCG):
Advanced Testability Features (Video)
To understand What the IEEE 1500 Wrapper and its Insertion Flow in Genus Synthesis Solution, follow the bytes:
What Is IEEE 1500 Wrapper? (Video)
IEEE 1500 Wrapper Insertion Flow in Genus Synthesis Solution (Video)
Understand the On-product Clock Generation (OPCG) insertion flow in Genus Synthesis Solution Stylus CUI with this byte:
Understanding On Product Clock Generator (OPCG) Insertion in Genus Stylus CUI (Video)
To debug DFT violations, you can use DFT Analyzer from Genus GUI and explore its features here:
Debugging Using GUI: DFT Analyzer (Video)
Exploring DFT Analyzer View of Genus Synthesis Solution GUI (Video)
To understand What is Shadow Logic, How to Insert Test Points, How to do Testability Analysis Using LBIST, and How to Deterministic Fault Analysis in Genus, follow this article:
To insert the Boundary Scan Logic in and control Boundary Optimization in Genus Synthesis Solution, refer to these small bytes:
How to Insert Boundary Scan Logic in Genus? Video)
Controlling Boundary Optimization in Genus Synthesis Solution Stylus CUI (Video)
Compression techniques are used during scan insertion to reduce the test data volume and test application time (TAT) while retaining the test coverage. To understand what compression and the compression techniques are, watch this article:
What is Compression Technique During Scan Insertion? (Video)
Interested to know what "Unified Compression" is? To get the concept, you can watch this small demo:
What Is Unified Compression? (Video)
To Explore More, Register for Online Training
- Log on to Cadence.com with your registered Cadence ID and password.
- Select Learning from the menu > Online Courses.
- Search for "Test Synthesis with Genus Stylus Common UI" using the search bar.
- Select the course and click "Enroll."