This blog post mentions the Cadence Low Power Solution, a design-to-signoff methodology, that helps you implement several low-power techniques to reduce both dynamic and leakage power during synthesis and design implementation. Formal verification can be run to ensure the functionality of a low-power design.(read more)![]()
↧